


FIG.1




The timing diagram illustrates the operation of the 6401C LCD driver across three distinct phases: (LIGHT - OFF), (LIGHT - ON), and (LIGHT - OFF). The signals shown are:

- Dn**: Data bus output, which is active (pulsed) during the (LIGHT - ON) period.
- Gm**: Gate motor output, which is active (pulsed) during the (LIGHT - ON) period.
- Vmem**: Memory voltage, which is active (high) during the (LIGHT - ON) period.
- Vdisp**: Display voltage, which is active (pulsed) during the (LIGHT - OFF) periods.
- Vcnt**: Counter voltage, which is active (pulsed) during the (LIGHT - ON) period.
- Vlcd**: LCD voltage, which is active (pulsed) during the (LIGHT - ON) period.

Two "PIXEL SELECTING OPERATION PERIOD" intervals are indicated during the (LIGHT - ON) phase, showing the duration of pixel selection.

**FIG.4**



**FIG.5**




FIG.6




FIG.7




FIG.8




FIG.9




FIG. 10




FIG. 11




FIG. 12




FIG. 13



FIG. 14




FIG. 15






FIG. 16




FIG. 17






FIG. 18




**FIG. 19**  
(PRIOR ART)



[illegible]

FIG. 21



**FIG.23**




FIG.24









FIG.25




**FIG.26**



**FIG.28**



**FIG. 27**



**FIG.30**




FIG.31




FIG.32




FIG.33




FIG.34






FIG.35




FIG.36




FIG.37








FIG.40





FIG. 41



**FIG.43**




FIG.44A




FIG.44B




FIG.45






FIG.46




FIG.47




FIG.48






FIG.49




**FIG.50**




00FEBU 085E5960

FIG.51A



n - CHANNEL TFT

FIG.51B



p - CHANNEL TFT

FIG.51C

